At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Responsibilities :
Design and lead high speed IP (USB3, PCIE, DPHY etc) development. Need to be a strong individual contributor in analog domain. Will be required to participate in all aspects of development – analog design, layout, digital design, documentation and silicon validation. Would be required to participate in customer facing discussions.
Requirements
B.Tech/BE/ME/Mtech
Exp - 2 +yrs
• Hands on design experience in various analog IP like PLLs, data converters, serial interfaces etc.
• Must have participated in full cycles of analog IP creation – right from spec to silicon debug and char
• Must have good communication skills and should be team player.
• Working experience in PHY (PCIE, USB2, USB3) development is desired
Education: (BE/BTech/MTech/MS/ME in computer science/electronics or related field)
We’re doing work that matters. Help us solve what others can’t.
Cadence Design Systems
Leader in hardware emulation-acceleration technologies and products
Other jobs at Cadence Design Systems
Notifications about similar jobs
Get notifications to your inbox about new jobs that are similar to this one.
No spam. No ads. Unsubscribe anytime.
Similar jobs