Manager, FPGA Design & Verification

InnoPhase and Synergic Emergence have a co-employment relationship. For over three years, InnoPhase has partnered with Synergic Emergence, a professional employment organization provider, to offer our employees the best benefits and services. This arrangement means that Synergic Emergence provides employee pay checks and benefits, and InnoPhase will provide employment, evaluation, and advancement. By outsourcing some HR functions, InnoPhase can focus on what we do best – developing and implementing highly innovative SOC cellular radio integrated circuit products.

Manager, FPGA Design & Verification: You will provide technical leadership in prototyping novel/game-changing cellular infrastructure radio ASIC solutions. You will be a key contributor to our solutions features, architectures, plans, device functional specifications, and performance. You will provide technical guidance to a multi-site team of FPGA design, verification and software engineers to deliver production quality programmable logic designs with embedded Linux based wireless communications software to enable our market leading cellular infrastructure radio solutions.

This full-time position is based in Bangalore, India.

Key Responsibilities

• Work with a team of SW engineers to define, develop, and verify embedded Linux-based SW for Cellular base station radios on custom FPGA designs, including Applications and Drivers for embedded Linux-based environments and follow-on ASIC solutions.
• Establish unit-level design, implementation, and test strategies
• Perform Synthesis, P&R and generated FPGA images
• Bring up emulation platform with SW and system teams
• Support integration test, and debug software for timely closure
• Individual contribution is also required along with technical leadership and mentorship
• Develop and own functional blocks to be used on multiple platforms
• Hands-on debug capability using lab equipment and JTAG
• Contribute to/review specifications and architectures
• FPGA front-to-back digital design and verification – RTL through physical implementation

Job Requirements

• BE, B.Tech in EE/CS or equivalent required
• 15+ years’ of working with FPGA architecture, implementation, and verification
• 3+ years in managing digital design teams with good team leadership
• Experience in porting ASIC designs into FPGA platforms. (FPGA partitioning)
• FPGA optimizations with respect to FPGA limitations
• Develop FPGA design specifications, communicate and verify these specifications with the RF/FW designers
• Debug designs and provide timely closure
• Perform Synthesis, P&R and generated FPGA images
• Experience with embedded systems, wireless protocols, power management, signal processing and standard digital interfaces
• RTL design knowledge (Verilog/VHDL) and SystemVerilog (preferred)
• Knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers)
• Proven knowledge of synthesis, static timing, F2B digital SoC design flow
• Experience with development for PetaLinux (Xilinx-based Linux SW package) incl. development workflow incorporating Xilinx Vivado & Xilinx SDK
• Experience with Xilinx Zynq platform, Vivado Tools (10G/25G Ethernet IP)Experience with Embedded Linux Kernel, Driver, and Application development
• Experience building and integrating SW for a multi-vendor environment e.g. some internal custom SW + Xilinx IP + 3rd-party / open source SW
• Experience with ARM or similar embedded SoC development environments
• Excellent debug skills
• Comfortable with configuration management and version control
• Able to work productively and independently
• Experience with C, C++, python

Desirable Skills

• Prior experience with cellular infrastructure radio development
• Familiarity with ORAN M/C/S/U plane
• Familiarity with netconf2, netopeer2 client/server, yang, SysRepo, SyncE, PTP
• Experienced in RTOS principles and concepts, and hands-on experience in any RTOS
• Prior System on a Chip (SoC) ASIC product development experience
• Good understanding of cellular wireless protocols (MAC/PHY)
• Experience using command-line Git, GitLab and Jira tools
• Able to work effectively with incomplete or changing requirements
• Strong knowledge of mixed-signal concepts