Staff ASIC Design Engineer with Mixed Signal IC Experience
Requirements
- 8+ years of practical design experience in a mixed signal/analog-on-top flow
- RTL Design
- Experience with mixed-signal design modelling and debugging.
- Experience with Synopsys and/or Cadence simulation tools.
- Experience with Synopsys and/or Cadence Synthesis, STA, DFT, Formal Equivalence tools.
- RTL and Gate level debug of mixed-signal ASICs.
Desireable Skills
- Cadence Virtuoso
- Knowledge of PLLs.
- Automotive chip design flow
- JIRA
Renesas Electronics
Renesas is a top global semiconductor company developing products for automotive, industrial, infrastructure, and IoT markets.
Other jobs at Renesas Electronics
Notifications about similar jobs
Get notifications to your inbox about new jobs that are similar to this one.
No spam. No ads. Unsubscribe anytime.
Similar jobs